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[571 ABSTRACT 
An analog-to-digital converter for on-chip focal-plane 
image sensor applications. The analog-to-digital converter 
utilizes a single charge integrating amplifier in a charge 
balancing architecture to implement successive approxima- 
tion analog-to-digital conversion. This design requires mini- 
mal chip area and has high speed and low power dissipation 
for operation in the 2-10 bit range. The invention is par- 
ticularly well suited to CMOS on-chip applications requiring 
many analog-to-digital converters, such as column-parallel 
focal-plane architectures. 
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CHARGE INTEGRATION SUCCESSIVE 
CONVERTERFORFOCALPLANE 
APPLICATIONS USING A SINGLE 
AMPLIFIER 
APPROXIMATION ANALOG-TO-DIGITAL 
This application claims the benefits of the U.S. Provi- 
sional Application No. 601023,195, filed on Aug. 5, 1996, 
and is a continuation-in-part of U.S. patent application Ser. 
No. 081744,955, filed Nov. 7, 1996, now U.S. Pat. No. 
5,793,322 entitled “SUCCESSIVE APPROXIMATION 
ANCED CHARGE INTEGRATING AMPLIFIERS”, the 
disclosure of which is incorporated herein in its entirety. 
ANALOG-TO-DIGITAL CONVERTER USING BAL- 
STATEMENT AS TO FEDERALLY SPONSORED 
RESEARCH 
The invention described herein was made in the perfor- 
mance of work under a NASA Contract and is subject to the 
provisions of Public Law 95.517 (35 U.S.C. 202) in which 
the contractor has elected to retain title. 
FIELD OF THE INVENTION 
The invention is related to analog-to-digital converters. 
More specifically, the present invention defines a charge 
integration successive approximation analog-to-digital con- 
verter for focal plane applications using a single amplifier. 
BACKGROUND AND SUMMARY OF THE 
INVENTION 
There are many applications for analog-to-digital convert- 
ers. Real world analog information must be converted into 
a digital form before it can be processed by digital devices 
such as computers. 
There are a number of types of analog-to-digital convert- 
ers employing various conversion methods. Each of these 
methods offer different performance characteristics and 
trade offs between operating speed, power consumption, 
achievable accuracy, chip area, required amplifier gain, 
bandwidth, impedance matching and noise. 
Conventional electronic systems often package analog- 
to-digital converters (ADCs) on a separate integrated circuit. 
Generally, increased electronic integration offers a number 
of advantages. Hence it is desirable to integrate ADCs onto 
existing integrated circuit chips. This would reduce the total 
mass, volume, and system power, as well as the number and 
volume of power supplies in many systems. An indirect 
benefit would include a lowering of system design time and 
design error rate. 
One example of an application for such integrated analog- 
to-digital converters is in the field of semiconductor imag- 
ers. There have been recent efforts to implement on-chip 
ADCs onto detector arrays, such as focal-plane arrays 
(FPAs). Typically, signal chains introduce noise in focal- 
plane arrays. Therefore, besides the above-described advan- 
tages of integrating ADCs, an FPA system with an on-focal- 
plane (on-chip) ADC would be expected to exhibit superior 
noise performance. This is due to the inevitable introduction 
of unwanted noise through cross-talk, clock pickup, power 
supply noise, electromagnetic interference (EMI) and other 
mechanisms. Since the serial data rate in the signal chain is 
typically the highest rate in the entire imaging system, white 
noise is introduced with a maximum bandwidth. Clock noise 
and other capacitively-coupled noise sources are also known 
to increase with increasing data rates. 
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On-chip ADCs would operate at a significantly lower 
bandwidth, ameliorating these effects. Since no off-chip 
analog cabling is required, pick up and vibration sensitivity 
would also be eliminated. More fundamentally, multiple 
sampling, or over-sampling, of the detector signal can be 
more effectively performed on the focal plane as compared 
to off-chip. Thus, an on-chip ADC would eliminate mecha- 
nisms for the introduction of noise, as well as permit 
increased signal-to-noise ratio through over-sampling tech- 
niques. On-focal-plane ADCs can also lead to a reduction in 
total FPA power dissipation. 
Furthermore, digital signals can be digitally processed 
on-chip as a further level of integration. For example, 
on-chip digital signal processing can be used for autono- 
mous sensor control, e.g. exposure control, or for control, of 
windowed region-of-interest readout. Image compression 
can also be achieved on-chip to reduce off-chip drive 
requirements. 
The incorporation of high resolution ADCs on focal-plane 
arrays has proved to be a difficult challenge. There is much 
less silicon area available on focal-plane arrays than on 
stand-alone ADCs. An ADC with serial architecture would 
be required to operate with the highest bandwidth of all 
focal-plane components, since the conversion rate would be 
the same as the pixel data rate. In a scientific application, a 
typical pixel data rate is about 100 KHz. In defense appli- 
cations and in certain scientific applications, data rates in 
excess of 100 MHZ are often required. The reliability of 
CMOS at such high data rates circuits is also a concern. 
These problems are compounded in scientific applications 
which routinely require resolutions greater than sixteen bits. 
This level of resolution generally requires over-sampling 
techniques that drive the ADC clock rate even higher. 
On-chip ADCs would also increase focal-plane power dis- 
sipation because of the required high speed operation of 
several analog circuits; compared to the single driver ampli- 
fier used in conventional focal-plane readouts. For these 
reasons, the inventors believe that a serial on-focal-plane 
ADC architecture would not be optimal. 
Another alternative is a massively parallel architecture; 
for example, with one ADC on each readout pixel in the 
focal-plane array. However, only a relatively small area is 
available for most applications; typical pixel size is about 30 
pm2. Thus, this does not leave enough room for conventional 
ADC approaches which require a relatively larger chip area. 
In summary, speed limitations in serial architectures and 
area limitations in parallel architectures have restricted the 
implementation of on-focal-plane ADCs. The present inven- 
tors have recognized that the use of a semi-parallel archi- 
tecture can be expected to preserve the advantages, and 
mitigate the adverse consequences, of both of these archi- 
tectures. A semi-parallel architecture would, for example, 
utilize an ADC for every column of the readout. This affords 
few problems with area in one dimension and tight, but 
feasible, design space in the other dimension based on the 
degree of integration of the columns. Such tall, skinny, 
ADCs would operate, in parallel, on one row of image data 
at a time. 
A number of ADC techniques are available for use in 
focal-plane applications. These conversion methods differ 
from each other in terms of operating speed, power 
consumption, achievable accuracy, and chip area. An impor- 
tant difference between on-focal-plane ADC and a single 
chip monolithic ADC, is that an on-focal-plane ADC must 
occupy a relatively small chip area. The real estate becomes 
an even more serious concern for column-parallel 
5,929,800 
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approaches. Due to the unavailability of a large chip area, 
focal-plane ADCs cannot usually take advantage of elabo- 
rate trimming techniques for resolution enhancement. Thus, 
the immunity of the A D c  Performance to circuit Parameter 
mismatch is a problem. 
Low Power operation is Preferred in focal-plane ADcS. 
Maximum overall power dissipation in the combined ADCs 
would typicah’ be limited to between one and 20 mW. The 
required resolution and conversion rates vary widely 
signal and reset charge values are compared in a comparator 
and the divided reference charge is transferred to either a 
signal branch or a reset branch, both ofwhich use a common 
charge integrating amplifier circuit, depending on which has 
s the lesser signal. The remaining half of the reference charge 
is divided again. This results in two reference charges, each 
equal to one-fourth the original value, This process is 
continued for n bits resulting in n-bits of resolution. Each 
comparison represents a new bit in the output digital word, 
depending upon The conversion rate depends 10 starting from the most significant bit, Each time the second 
on the array size, the integration time, and the choice of 
ADC architecture. The rate is usually in the range of 1 KHz 
to 1 MHz. Scientific infrared imagers usually demand high 
applications require only eight to ten bit accuracy, Thus 
rate requirements vary from 1 kHz to 1 MHz, and the bit 
resolution requirements vary from six to over sixteen bits. 
There does not appear to be a single ADc algorithm that 
optimally meets all of these widely varying requirements, 
constraints include flash ADCs, successive approximation 
sigma ADCs. For ADC operation in the two to ten bit range, 
the inventors have recognized that the successive approxi- 
mation ADC is an attractive alternative for focal-plane 
medium speeds and with minimal power dissipation, One 
advantage with successive approximation is that for n bits, 
only n comparisons need to be made. This results in high 3o with 
speed and low power dissipation. Furthermore, this archi- 
tecture does not require excessive chip area. 
The successive-approximation analog-to-digital conver- 
sion process is essentially a “ranging” algorithm. Each 
conversion step estimates the upper and lower bound within 3s architecture; 
which the input voltage lies. The analog voltage is approxi- 
mated to within a small error by successively shrinking these 
bounds. The ranging can be done in several ways. One 
successive-approximation algorithm that is compatible with 
CMOS implementation is described in S. Ogawa, et al., “A 4o tion ADC using two charge-integrating amplifiers; 
switch-capacitor successive-approximation A/D converter”, 
IEEE Trans. Instmm. and Meas., Vol. 42, pp. 847-853, 
1993. One disadvantage with that approach is that the 
residual voltage decimates to approximately V&2” after n 
conversion steps. As a result, the ADC can become suscep- 4s 
tible to circuit noise, offset and non-idealities. 
It is hence an object of the present invention to overcome 
these disadvantages in order to realize many of the potential 
advantages of on-focal-plane ADC. It is also an object of the 
invention to provide an ADC which requires reduced chip so 
area and power consumption, It is further an object of the 
gain and DC offset, and a minimal ADc caused by the 
DC gain. This is done according to the invention by the use 
a single amplifier. In particular, the invention uses a single 
charge-integrating amplifier to implement charge balancing. FIG. 13 is a graph showing the nonlinearity of an ADC as 
domain using a capacitor. The charge is then transferred to FIG. 14  is a block diagram of a folded cascade OP-amP 
a charge-integrating amplifier circuit, F~~ a differential sig- 6o used in the charge-integrating amplifier circuit of the inven- 
nal (such as pixel sample and reset outputs) the other side of 
the input signal is also converted to charge and put on the FIG. 15 is a block diagram of a self-cascode op-amp used 
charge integrating amplifier circuit in the next step. A 
reference voltage is also converted to charge and divided, FIG. 16 is a schematic diagram of a strobe comparator 
e.g., in half, using capacitors and a switch. 
Respective storage capacitors are used to hold the result- FIG. 17 is a block diagram of a unit cell of the shift 
ing charge from the signal and reset levels, respectively. The 
branch is selected, a “one,, is generated for the digital word, 
Since Only comparisons are needed for bits Of 
power dissipation. It is particularly well suited for focal- 
architecture utilizes a CMOS charge-integrating amplifier, 
focal-plane applications. Furthermore, the architecture of 
the invention requires minimal chip area and is well suited 
BRIEF DESCRIPTION OF THE DRAWINGS 
described in detail with reference to accompanying 
resolution (greater than sixteen bits), but several other 
there is a wide range of operating requirements, Conversion 
the invention Operates at high speed with low 
plane applications in the 2-10 bit range. In addition, the 
in an suited for 
Candidate ADc algorithms which meet of these 20 to column-parallel on-chip focal-plane applications. 
ADcs, ’lope ADcs, and over-sampled These and other aspects of the invention will now be 
25 drawings, wherein: 
applications, This kind of ADC achieves high resolution at shows a system for a focal-plane array 
imaging device with off-chip analog-to-digital converters; 
FIG. 2 shows a system signal chain for a focal-plane array 
to digita1 converters; 
FIG. 3 shows the architecture for an on-focal-plane 
analog-to-digital converter employing serial architecture; 
FIG. 4 shows an architecture for an on-focal-plane 
analog-to-digital converter employing a massively-parallel 
FIG. 5 shows an architecture for an on-focal-plane 
analog-to-digital converter employing column-parallel 
architecture; 
FIG, 6 shows a charge balancing successive approxima- 
FIG. 7 shows a clock diagram of the circuit operation of 
the ADC in FIG, 6; 
FIG, is a circuit diagram of one side of a two-sided 
successive approximation ADc; 
FIGS. 9A and 9B are graphs showing the nonlinearity of 
an ADC as a function of op-amp gain for both the matched 
and the unmatched case, 
FIGS. 10A and 10B are graphs showing the nonlinearity 
of an ADC as a function of DC offset mismatch. 
suc- 
integrating amplifier according to an embodiment of the 
present invention; 
the ADc in 
l1 is a circuit diagram Of a charge 
invention to provide an ADC with a superior match in DC cessive approximation a sing1e charge- 
of a charge integration successive approximation ADC using ss l2 shows a diagram Of the circuit Operation Of 
l1 Of the present invention; 
An initial signal to be digitized is converted to the charge a function OfoP-amP gain for a matched DC offset o f 5  m y  
tion; 
with the invention; 
65 used in the ADC of the invention; 
register used in the invention; 
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FIG. 18 is a circuit diagram showing a second embodi- 
ment of the present invention, this embodiment employing 
a single autobiasing self-cascoding inverter. 
FIG. 19 shows a chip layout of the ADC according to an 
embodiment of the present invention; 
FIG. 20 is a graph of the nonlinearity DNL of the ADC 
plotted against the number of the transition step; 
FIG. 21 is a graph of the nonlinearity INL of the ADC 
plotted against the number of the transition step; 
FIG. 22 is a graph of the transfer curve, showing output 
voltage plotted against the number of the transition step. 
FIG. 23 summarizes the tolerances for the error param- 
eters. 
DETAILED DESCRIPTION 
FIG. 1 shows a conventional focal-plane array system 
with off chip analog-to-digital conversion. The focal-plane 
array system 10 includes a focal-plane array detector 12 
which generates an analog output that is processed by a 
preamp 14, filter 16, and amplifier 18, all of which are 
powered by power supply 20. The output of the amplifier 18 
is fed to a separate integrated circuit containing an analog- 
to-digital converter 22 which is controlled by digital control 
electronics circuit 24. 
The invention provides the multiple advantages of inte- 
grating analog-to-digital circuits onto a detector array chip 
by using the configuration shown in FIG. 2. The invention 
provides a focal-plane array system 26 that includes a 
detector array 28 having on-chip analog-to-digital conver- 
sion. 
The functional equivalent of all of the off-chip circuitry 
shown in FIG. 1 is now included on the detector array chip. 
As a result, the array 28 itself can produce a digital output 
directly. 
Active pixel sensors ( “ U S ” )  represent a new generation 
of image sensor structures which include associated image 
processing structure on the chip. 
FIG. 3 shows one possible on-focal-plane analog-to- 
digital conversion architecture. It uses a serial analog-to- 
digital converter. This approach simply integrates a single 
analog-to-digital converter monolithically with readout 
electronics, including column select 32 and row select 34. 
However, this configuration cannot handle extremely high 
clock rates (such as one megahertz) without over-sampling 
techniques. High speed operation will also increase focal- 
plane power dissipation. Also, there is very little silicon area 
available for the high resolution analog-to-digital converter 
30 that would be required with this architecture. 
Another alternative is to employ a single analog-to-digital 
converter for each pixel, as shown in FIG. 4. Here, each 
pixel 38 in the focal-plane array 36 includes both the 
analog-to-digital converter 40 and the readout electronics 
42. This may not be feasible given the relatively small area 
available for most applications where the pixel size is 
typically 30 pm2. 
The speed limitations of the serial architecture, and the 
area limitations of parallel architecture, can be mitigated by 
the use of a semi-parallel architecture such as the one shown 
in FIG. 5. The semi-parallel architecture focal-plane array 
system 44 employs individual analog digital converters 46 
for every column of the readout. These individual analog- 
to-digital converters (ADCs) 46 form an analog-to-digital 
converter array 48. This design affords virtually unlimited 
chip area in one dimension and tight but feasible design 
space in the other dimension. 
6 
These ADCs 46 operate in parallel on a row of image data 
at one time. The conversion rate in this case is the row 
readout rate, which is 100-1,000 times slower than the serial 
pixel data rate. For example, for a 1,024 by 1,024 array 
s having a serial pixel data rate of 50,000 pixels per second, 
the corresponding ADC data rate for a one ADC per column 
architecture would be just 50 pixels per second. 
One alternative semi-parallel architecture is to employ a 
single ADC for multiple columns, where the number of 
10 columns sharing an ADC is small, such as 32. This deriva- 
tive architecture would require submultiplexing of the mul- 
tiple columns to the ADC. This affords more design area in 
the transverse direction at the expense of increased data rate. 
Semi-parallel architecture also affords a relatively low 
power operation. This is due to the fact that, unlike digital 
circuits, power dissipation in analog circuitry depends 
super-linearly on the operating frequency. As a result, the 
total power dissipation for a semi-parallel architecture can 
be lower than for a serial architecture for the same pixel data 
Additionally, the semi-parallel architecture allows the use 
of “shared circuits”, i.e., a single circuit block (e.g. reference 
generator) can serve the entire ADC bank. This can also lead 
to considerable power and area saving. Since the conversion 
rate is lower than that in a serial architecture, the analog 
circuits may be biased in sub-threshold, affording further 
reduction in power. 
One concern, however, is the matching of the ADC 
3o characteristics between the columns. Alack of matching can 
generate fixed-pattern noise in the output data. Fixed pattern 
noise can be reduced by using well-known techniques such 
as “double delta sampling”. This involves storing the reset 
level and the signal level on separate capacitors and per- 
The present invention employs a successive approxima- 
tion algorithm for implementing on-chip ADC. The inven- 
tion may operate directly in the charge regime, or may 
employ voltage-to-charge converters to convert an input 
40 voltage to charge prior to performing charge balancing. The 
charge regime may be advantageous if the input device is an 
active pixel sensor, a charge-coupled device, and so on. The 
successive approximation concept is well-known in the art. 
In general, successive approximation operates by making 
45 incremental guesses, where each guess is incremented by %” 
where n is the iteration number. For example, if it is desired 
to convert an analog voltage between zero and one volt to a 
digital signal, a guess of one-half volt is made. That value is 
compared against the input. If the input is 0.7 volts, a higher 
50 guess should be made. The next guess would be one-half 
(the first guess) plus one half of the first guess (=one-fourth 
volts (%”=’)), or 0.75 volts. This is too high. So the next 
guess is one-half+one-fourth minus one-eighth (1h3) volts 
(0.125 volts) or 0.625 volts. This is too low, so the next guess 
55 is one-half plus one-fourth minus one-eighth plus one- 
sixteenth volts (1h4), or 0.6875 volts. Again, this is too low 
so the next guess is one-half plus one-fourth minus one- 
eighth plus one-sixteenth plus one-thirty-second (%’), or 
0.7188 volts. Each iteration represents one bit of resolution. 
60 This process continues until the desired number of bits is 
read out. 
There are many ways to implement successive approxi- 
mation. Chip area and power are a paramount concern for 
image sensor applications. With the present invention, the 
65 inventors have found a technique for implementing succes- 
sive approximation analog-to-digital conversion in a manner 
which utilizes minimal chip area and power. Thus it is 
2o rate. 
2s 
35 forming correlated double sampling. 
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particularly well-suited to image sensor applications. It is charge transimpedance integrating amplifiers (CTIAs) 54, 
particularly well suited for a column-parallel architecture 56 which accumulate charge in their respective feedback 
having an analog-to-digital converter array on-chip, where capacitors 58, 60 (CS and CR). A strobe comparator 62 
the analog-to-digital converter processes data from one or compares its inputs, TWO flip flops 64, 66 are used for 
more columns. 5 buffering the digital output feedback to a pair of CTIAinput 
Apreferred charge balancing approach is described herein switches 68,70. Ashift register 72 stores the bits forming the 
which accomplishes this by successively accumulating output digital words. 
charge on two branches of a circuit called a signal branch 
and a reset branch. The circuit attempts to balance the signal The ‘peration Of the ‘Omerter is shown in the timing 
is represented by 0.7 units of charge on the branch of a charge transfer process occurs. Initially, an input switch 74 
circuit, ne circuit “B” branch is initially set to no charge, is switched on (aon) to allow analog inputs to be converted 
to-voltage converter samples the charge and the two sides focal-plane pixel output is then sampled onto the sampling 
are compared using a voltage comparator. The branch with 15 capacitor pair 50,52. This is accomplished by setting switch 
less charge, here “B”, is selected by the comparator. Charge 76 high (aR) which is connected to the reset output of the 
Max/2’=one-half unit of charge is added to that side. The focal plane array. The charge is then transferred from the 
two branches are again compared, and again, the “B” branch capacitor pair 50,52 onto the reset CTIAfeedback capacitor 
is selected. Charge Ma~/2~=one-fourth unit of charge is 60 thereby directing the reset level charge to one of the 
added to the “B” branch. The branches again are compared. 20 inputs 78, This is done by setting switch 70 high 
This time the “A” branch is found to have less charge (0.7 
v. 0.75). Charge Ma~/2~=one-eighth unit of charge is added 
to the “A” branch. Now the “A” branch has 0.825 units of Similar readout procedures are used to direct the signal 
charge and the “B” branch has 0.75 units, Again, the level of the pixel output to the other input node of the 
branches are compared and the “B” branch is found lacking, 2s comparator 62. In particular, switch 80 is set high allowing 
so one-sixteenth unit of charge is added to that side. The the VS signal pixel output to be transferred to the sampling 
process is continued until n comparisons are performed. capacitor pair 50, 52. CTIA input switch 68 (aIs) is then 
Each comparison represents a new bit in the output digital turned on to transfer the charge from the capacitor pair 50, 
word, starting with the most significant bit. Each time the 52 to the sample CTIA feedback capacitor 58. As a result, 
“B” branch is selected, a “one” is generated for this digital 30 the sample charge is directed to the sample input 82 of the 
word. comparator 62. The reference voltage V, is then sampled 
This charge balancing approach may be implemented in a onto the capacitor pair 50, 52 using the reference voltage 
CMOS circuit employing charge integrating amplifiers. If switch 84 which is connected to the V, input (amF). The 
the input signal is digital, the Same is converted to the charge analog readout and charge transfer process is now complete 
domain using a capacitor. The charge is then transferred to 3s and aOn is hence turned low using switch 74, 
the “A” branch of a charge-integrating amplifier circuit. If 
the input signal is differential, then the other side of the 
signal is also converted to charge and put on the “B” branch 
using a second charge-integrating amplifier circuit. 
focal plane pixel output, a reference voltage is converted to 
charge, and split in half using two capacitors 50 and 52 and 
the one-half reference charge is transferred to the branch 4s 
with the lesser signal. The remaining half of the reference 
charge is again split into one-fourth of the reference charge. 
The branches are again compared and the charge is trans- 
ferred again to the branch with the lesser signal. The process 
is continued for n bits. Each comparison represents a bit in so by an amount 
the output digital word where a “one” is generated each time The analog readout scheme described above is such that 
the “B” branch is selected. the signal level is always lower than the reset level at the top 
The above method, employing balanced charge integrat- of the capacitor pair (C1 and C2), while both are lower than 
ing amplifiers, has at least the advantage of reducing the gain the bias voltage V+, which is chosen to be two volts in this 
requirement for the OP-amPs used. This construction results ss embodiment. After each charge transfer, the voltage level 
in several requirements, however, as discussed in detail will flip to a symmetrical counterpart relative to the bias 
below. Briefly, in using two separate OP-amPs for the dif- voltage level, V+. As a result, at the input nodes of the 
ferent branches, there is an inherent requirement that the the initial signal level is always higher than the 
gain of the op-amps should be matched. Further, the DC reset level, 
offsets of the op-amps should be matched. If the DC offsets 60 
are unmatched, the ADC may become nonlinear. The match- In each conversion step, the higher voltage at the com- 
ing of the op-amps becomes more important when the parator input nodes 78, 82, will be reduced by a binary 
op-amp’s gain is not very high. As an example, if the weighted voltage, while the voltage at the lower node stays 
op-amps’ offset is 20 mV and is not otherwise corrected, the the same. The higher voltage is selected and reduced by the 
error may be as high as 4 bits or even higher. 65 binary weighted voltage. Alternatively, the lower voltage 
ADC 49 has two sample and hold capacitors 50, 52 (C1 could be selected, and then increased by the binary weighted 
and C2), two charge integrating amplifiers comprising voltage. The result in either case would be the same. 
on the two sides. For example, assume that an input signal 10 diagram Of 7. In a first phase, the readout and 
The signals on the two branches are compared, A charge- to charge in capacitors 50 and 52. The reset level 75 of the 
The operation now Proceeds to a second, conversion, 
phase. This begins by activating the comparator 62 control 
signal “strobe” (STRB). The comparator 62 compares the 
Referring to FIG, 6, which may be, e,g,, an A D c  for a 40 signal and reset levels at its inputs 82, 78. Its outputs are 
543 
56. This determines the branch for the specific charge 
output feedback elements 86 and 88 and 
flip flops 64, 66 are arranged in such a way that they will turn 
on the CTIAinput switch 68,70 that is on the higher voltage 
side. The reference voltage 84 is chosen to be higher than V+ 
to activate the hut Of One Of the CTIA 
a switch 74. The “A’’ and “B” branches are compared and package on capacitor 52 (c2) is to be transferred. 
The 
to the saturation. 
5,929,800 
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The conversion technique is depicted by the following from which the I-th reference voltage is: 
equations: 
0 for VR,!-l greater than Vs,!-l 
1 for VR,,-I less than Vs,!-l 
b, = (  
Defining Kl,=C2/C1=1-el,, where el, represents a small 
deviation of the ratio from unity. Considering that the 
integration prior to a reference voltage generation can occur 
on both sides, the above equation for Vef,i can be written as: 
10 
b - 1  If the CTIA ops-amps 54, 56 are mismatched in gain or 
DC offset, for example, as described above, the ADC may 
the gain and the DC offset, is estimated as follows. 
purposes of illustration. For convenience, the operation 
clock frequency is assumed to be low enough that a DC 
analysis is sufficient for the DC characteristics to be esti- 
mated. 
V m , s  if Vs,,-2 2 V R , , - ~  
V0s.s  if Vs,,-2 V R , , - ~  
r ,={  r- 
VR,I-I become nonlinear. The effect of op-amp mismatch, in both ~- 
A R  
The signal side of the CTIA is shown in FIG. 8 for 2o 
Using the equations above, a FORTRAN simulation of a 
successive approximation scheme was run. The nonlinearity 
of the converter was computed as a function of the op-amp 
finite gains (As and A d ,  non-zero DC offsets (VoSs and 
and mismatch error el, between C1 and C2, eZs 
between 2C2 and CS, and e2,. between 2C2 and CR. 
particular, the maximum nonlinearity of the ADC as a 
function of the op-amp gains, With matched amplifiers, 
30 where As=AR=50, the maximum differential nonlinearity 
(DNL) (curve 107) is less than 0.1 times the least significant 
bit (LSB). The DNL is the deviation of the linearity from 1 
LSB. The maximum integral nonlinearity (INL) (curve 101) 
is about 0.8 LSB. The INL is the deviation of the transfer 
[-A, + V o s s  - Vs.i)Cs + [- 2 + vos,s)C2 35 function from the ideal straight line (i.e., the straight line 
between the endpoints of the transfer function). Thus, ADC 
has 8 bit accuracy. 
With unmatched amplifiers, values of k 5 0 0  and 
As=lOO were assumed. The maximum DNL (curve 105) is 
40 about 0.8 LSB. The maximum INL (curve 104) is about 1.2 
LSB. Thus, the 8 bit accuracy is not retained even if the 
op-amp gains are both above 100. 
However, if a substantially perfect match between the 
op-amps is achieved, a gain of 40 dB is sufficient for 
45 achieving an accurate 8 bit converter. Using similar 
reasoning, if a high gain op-amp is not available in a 
column-wise ADC design, the gain matching of the op-amps 
becomes more important. 
Another reason to match the op-amps is to minimize the 
SO ADC error caused by the DC offset. FIGS. 10A and 10B 
show this ADC error as a function of the DC offset mis- 
match. The simulation results show that, for a matched DC 
offset of 50 mV, the ADC INL is negligible (curve 112) and 
If the charge transfer is incomplete, e.g., in the I-th step, then the ADC DNL is about 0.06 LSB (see curve log), which is 
a small amount of charge will remain on capacitor c 2  after 5s very small. On the other hand, assuming VoS,,=O, a 4.5 mV 
the integration period. This small amount is proportional to offset only on the reset side results in a nonlinearity (curve 
At the I-th step of charge sharing, Qlz (switch 74) is off, 25 v0sp)7 
leaving vref,i at the top of c 2  52. QS is turned on, and the FIGS, 9A and 9B show the simulation results and, in 
step of integration transfers the charge from C2 52 to CS 58. 
The voltage at the output of the integrator vsi (on line 82) is 
determined by the following equation: 
vs 1-1 [ * + vos,s - VS,!+ + c2Vyef,! = 
VS.1 vs I 
Solving for Vs,i, the following iteration relation is 
obtained: 
1 
I + -  C2 
c s  A s  
-- 
vs,, = (Vmf,! - VOS,S) + js( 2 jvs,1-1 
js ( ; I + -  I + -  I + -  I + -  
Which reduces to the charge transfer equation for an ideal 
integrator where As=m and VosS=O: 
c2 
cs 
VS,! = - - V,! + b - 1  
(-Vs,i-l/A+Vos,s). When the next reference voltage v,+ is 
generated, this residual charge on c 2  contributes to the A matched error of eZr and e2 causes negligible error for 
charge sharing between C1 and C2. This results in a nonideal the m c  linearity. However, even a mismatched e2r and e2s 
reference voltage generation. For example, where the I-th 60 is often negligible because the capacitor matching in 
integration is on the signal side, the following relation is currently-available CMOS technologies can be as good or 
obtained: better than 0.2%. FIG. 23 summarizes the tolerances for the 
error parameters in the design to achieve below 1 LSB ADC 
nonlinearity. 
For the above reasons, the inventors discovered that 
109) of greater than 1 LSB in both DNL and INL. 
65 
superior results could be obtained by using a design employ- 
ing a single op-amp for both the signal and the reset sides. 
5,929,800 
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By sharing this op-amp, a perfect match was obtained in DC 
gain and DC offset. Further, the error caused by the DC gain 
was greatly reduced. The error caused by the DC offset is not 
necessarily small because this error depends strongly on the 
DC offset in cases where the DC gain is low. 
FIG. 11 shows a circuit diagram of the ADC according to 
an embodiment of the present invention incorporating a 
single op-amp. 
This circuit has two sample and hold charge storage 
elements such as capacitors 150, 152 (C1 and C2) but only 
12 
on the higher voltage side. The reference voltage 184 is 
chosen to be higher than V+ by the amount of the sensor 
saturation. 
The analog readout scheme described above is such that 
s the signal level is always lower than the reset level at the top 
of the capacitor pair (C1 and C2), while both are lower than 
the bias voltage V+, which is chosen to be two volts in this 
embodiment. After each charge transfer, the voltage level 
will flip to a symmetrical counterpart relative to the bias 
i o  voltage level, V+. As a result, the input nodes of the 
one charge integrating amplifier comprising a charge tran- comparator always have an initial signal level which is 
simpedance integrating amplifier (CTIA) 154 with a single higher than the reset level. 
feedback capacitor 158 (CC), and a strobe comparator 162. As before, in each conversion step, the higher voltage at 
Two flip flops 164, 166 are used for buffering the digital the comparator input nodes 178, 182, will be reduced by a 
output feedback to a pair of CTIA input switches 168, 170. is binary weighted voltage, while the lower ones stays the 
A shift register 172 is provided to store the output digital same. The higher voltage is selected and reduced by the 
words. binary weighted voltage in a subtraction circuit as shown. 
The operation of the converter is shown in the clock Alternatively, the lower voltage could be selected, and then 
diagram of FIG. 12. In a first phase, the analog readout and increased by the binary weighted voltage. The result in 
charge transfer process occurs. Initially, an input switch 174 20 either case would be the same. 
is switched on (aofi) to allow analog inputs to be converted Each binary-weighted referenced voltage is generated by 
to charge in capacitors 150 and 152. The reset level 175 of the charge sharing between the two matched capacitors 150, 
a focal-plane pixel output is then sampled onto the sampling 152 after the previous one is used in a charge transfer. For 
capacitor pair 150, 152. This is accomplished by setting example, after the first step, the one-half V, voltage capaci- 
switch 176 high (ad which is connected to the reset output zs tor 150 in C2 is transferred to the CTIA amplifier. The 
of the focal plane array. The charge is then transferred from remaining one-half voltage in this capacitor is then shared 
the capacitor pair 150, 152 onto the CTIA feedback capaci- by capacitors 50,52. This results in each capacitor having a 
tor 158 directing the reset level charge to one of the one-fourth V, charge. In the next step, capacitor 152 will 
comparator inputs 178. This is done by setting switches 170 transfer its charge of one-fourth V, 
and 171 high (aIR). The charge is held by a charge storage 30 FIG. 13 shows the effect of a matched DC gain and 
element such as capacitor CLR 177. matched DC offset as would occur using a single op-amp. In 
Similar readout procedures are used to direct the signal particular, the figure shows the maximum INL caused by a 
level of the pixel output to the other input node of the 5 mV matched DC offset as a function of matched DC gain. 
comparator 162. In particular, switch 180 is set high allow- From the figure, a gain greater than about 100 is required to 
ing the VS signal pixel output to be transferred to the 3s get 8 bit accuracy. The corresponding DNL is smaller than 
sampling capacitor pair 50, 52. The charge is then trans- 0.1 LSB as long as the matched gain is above 50. 
ferred from the capacitor pair to the single CTIA feedback The offset of the op-amp 154 can be autozeroed by storing 
capacitor 158 by turning on CTIA input switch 168 (aIs) the offset in capacitor CC during an autozero phase. In this 
and switch 173. As a result, the signal charge is directed to mode, switches rstl (switch 197) and rst2 (switch 199) 
the signal input 182 of the comparator 162. The change is 40 would be ‘on’ while rst (switch 201) is also ‘on’. The offset 
held by a charge storage element such as capacitor CLS 179. 
The reference voltage V, is then sampled onto the 
capacitor pair 50,52 using the reference voltage switch 184 
which is connected to the V, input (amF). The analog 
readout and charge transfer process is now complete and aOfi 
is hence turned low using switch 174. 
The load of the integrator has be switched off when the 
integrator is charging the other branch or load bus. 
Therefore, capacitors CLS and CLR, as mentioned above, 
are required to hold the signal and reset levels at the input 
is then compensated in the charge integration phase (here rst 
1B (switch 203) is ‘on’ while rst, rstl, and rst2 are off). 
When the gain of the op-amp is low, the first order offset 
subtraction is not very accurate. 
The operation of the different sections of the circuits of 
the ADC 149 can be synchronized by one clock signal 
“strobe” and its invert. As “strobe” becomes low, the charge 
transfer switches 168,170 at the input of the CTIA are both 
off. By connecting the feedback lines 186,188 to ground, the 
SO comparator output is fed into latches 190, 192. At the same 
4s 
of the comparator. For the same power consumption, this time, charge sharing is performed between the matched 
single amplifier design may be slower than the double capacitors 150, 152, generating the next reference voltage. 
amplifier design because of the extra loading capacitance. When the “strobe” turns high, the charge partition switch 
By sacrificing speed when a specific application allows, 174 is turned off, the last words are fed to the charge transfer 
mismatch is substantially eliminated and better ADC linear- ss switches 170, 168 opening the side with the higher voltage 
ity can be achieved. so that the charge package on C2 is transferred to the 
The operation proceeds to a second, conversion, phase. feedback capacitor. This reduces the higher voltage by the 
This begins by activating the comparator 162 control signal desired fraction of V, 
“strobe” (STRB). The comparator 162 compares the signal Another cycle of conversion then follows. The same 
and reset levels at its inputs 182,178. Its outputs are used to 60 “strobe” signal can also be used to control the data trans- 
activate the input of one of the branches through switches mission in the shift register 172. In practice, the different 
168 and 173 or through switches 170 and 171. This deter- operations are timed in the right sequence, which makes the 
mines to which branch the specific charge package on proper alignment of different control signals important. 
capacitor 52 (C2) is to be transferred. Non-overlapping clocks should be adopted to enhance the 
186,188 and flip flops 164,166 are arranged in such a way Two different op-amp designs may be used in the circuit 
that they will turn on the CTIA input switch 168,170 that is for the CTIA154. The folded cascode op-amp shown in FIG. 
In particular, the comparator output feedback elements 65 operation of the converter 149. 
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14 is designed to have a DC gain of about 950. The other 
op-amp design used, shown in FIG. 15, is a self-cascode 
code op-amp which has a DC gain of about 500. In this 
amplifier, all the folded transistors are of size (width of 
gateilength) of 412 and 4/12, while the output NMOS 
transistors are of size 2512. FIG. 16 shows a schematic of the 
comparator 162 design. FIG. 17 shows a unit cell of the shift 
register 172. The shift register is a static flip-flop design. The 
flip-flop cell 164, 166 shown in FIG. 11 includes two 
invertors in series in a PMOS feedback switch between the 
input and output nodes. 
FIG. 18 shows a second embodiment of the present 
invention. This embodiment uses a single autobiasing self- 
cascoding inverter. 
As noted above, the ADC accuracy relies more on the 
matching of the amplifier than on the DC gain of the 
amplifier. For example, a gain of 40 dB is enough for an 8-bit 
converter given a substantially perfect match in the ampli- 
fiers (which is achievable in a single amplifier system). A 
high-gain op-amp is not absolutely necessary. 
Thus, a simple inverter amplifier can be used instead as 
the CTIA amplifier, as shown in FIG. 18. To ensure a 
reasonable gain of greater than, e.g., 40 dB, self-cascoding 
of the inverter transistors may be used. FIG. 18 shows a 
design of the ADC according to a second embodiment of the 
present invention using an autobiasing self-cascoded single 
inverter amplifier. 
Compared with an op-amp, the dynamically biased 
inverter amplifier inherently has no offset problem, no lif  
noise, and no slew rate limitation. Using it for the CTIA in 
the ADC design substantially eliminates any nonlinearity 
error caused by the DC offset and reduces the power 
consumption at the same speed of operation. 
The operation of this embodiment of the ADC is similar 
to that of the op-amp design. In this embodiment, however, 
the autobiasing of the inverter is also achieved in the 
autozeroing phase. 
The negative input and the output are connected together 
during the autobiasing operation and the negative input. 
Thus, the negative input and the positive input are at the 
same potential as the feedback. This ensures that all the 
transistors in the amplifier are in saturation, thereby achiev- 
ing autobiasing of the op-amp. 
A test chip was laid out using 2.0 micron n-well CMOS 
technology. FIG. 19 is a rough print-out of this chip. The 
chip has four column ADCs that vary in their autobiasing 
capacitance CB and their load capacitances CLR and CLS. 
Ashift register for storing the digital data is not implemented 
and each ADC has its own serial digital output pad. The 
ADCs were laid out in 40 micron pitch which is scalable 
with the pixel pitch depending on the application technol- 
ogy. 
A stand-alone inverter amplifier is also implemented for 
characterization purposes. The amplifier is about 150 
microns long which can be reduced considerably by using 
smaller autozero capacitors and transistors. The overall 
ADC, without the shift register, is about 2.1 mm long. 
The chip employing the ADC was tested at a 55 kHz data 
rate. FIG. 20 shows the DNL measurement data. The figure 
indicates that an effective 7 bit resolution is obtained. FIG. 
21 shows the INL measurement data. A bowing trend is 
apparent, causing large INL up to 8 LSB. This effect is 
caused by a mistake in the layout. In particular, the gate of 
the load transistor of the pixel source follower was left 
floating. This resulted in the source of the transistor being 
grounded while the drain was connected to the input nodes 
of VS and VR, as indicated by the schematic of FIG. 18. 
14 
Without this mistake, 7 bit resolution is readily achievable. 
It is noted also that an extra nonlinearity error is caused by 
the switch feedthrough in the conversion process. 
Although only a few embodiments have been described in 
5 detail above, those having ordinary skill in the art will 
certainly understand that many modifications are possible in 
the preferred embodiment without departing from the teach- 
ings thereof. 
All such modifications are intended to be encompassed 
within the following claims. 
What is claimed is: 
1. An analog-to-digital converter comprising: first and 
second charge integrating circuits employing first and sec- 
ond charge storage elements, said circuits capable of receiv- 
15 ing an input charge and a reference charge, said circuits 
storing said charges in said first and second charge storage 
elements; 
a common charge integrating amplifier coupled to said 
first and second charge integrating circuits to generate 
an output signal proportional to the stored charge in the 
first or second charge storage elements, respectively; 
a comparator having two inputs, a first input receiving the 
output of said first charge storage element and a second 
input receiving the output of said second charge storage 
element, said comparator generating an output signal 
indicating which of said two inputs is larger; 
a subtraction circuit to subtract a portion of the reference 
charge from the charge stored in said first or second 
charge integrating circuit having the larger stored 
charge as determined by the comparator; and 
a register storing and outputting a series of results of a 
series of comparator outputs, each result representing a 
new bit in an output digital word that represents the 
differential voltage between the sample and reset 
2. An analog-to-digital converter as in claim 1 wherein the 
circuits include sample and reset input switches responsive 
to the comparator output to transfer a portion of the refer- 
ence charge to the circuit having the larger signal. 
3. An analog-to-digital converter as in claim 1 wherein the 
portion is one-half. 
4. An imaging system comprising: 
an array of image sensor pixels; 
an input receiving reset and sample output signals from 
individual pixels in the image sensor and also receiving 
a reference input; 
sample and hold charge storage elements coupled to the 
input; 
a reset circuit coupled to the sample and hold charge 
storage elements receiving said reset input charge val- 
ues and employing a reset charge storage element; 
a sample circuit coupled to the sample and hold charge 
storage elements receiving said sample input charge 
value signal and employing a sample charge storage 
element; 
said reset circuit and said sample circuit employing a 
common charge integrating amplifier; 
a comparator having reset and sample inputs, the reset 
input coupled to the reset charge storage element and 
the sample input coupled to the sample charge storage 
element, the comparator producing an output indicating 
which input is larger; 
a switch allowing the reference voltage to be stored as 
charge in the sample and hold charge storage elements; 
the sample and reset circuits including sample and reset 
input switches responsive to the comparator output to 
2o 
2s 
30 
35 inputs. 
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transfer a portion of the reference charge in at least one 
of the sample and hold charge storage elements to the 
circuit having the larger signal; 
wherein each circuit subtracts the portion of the reference 
charge from the existing reset or sample charge therein, 5 
and wherein the comparator repeats the comparison for 
each new smaller value of circuit output; and 
a register for storing and outputting the results of each 
subtracting a portion of the reference charge from the 
compared signal having the larger signal, and reducing 
the reference signal each time a comparison is made by 
a predetermined fraction; and 
storing and outputting the results of each comparison as a 
digital word representing the value of the differential 
analog signal, each comparison representing a new bit 
in the output digital word. 
comparison, each comparison representing a new bit in 12. A method of performing analog-to-digital conversion 
an output digital word representing the differential lo comprising: 
voltage between the sample and reset inputs. receiving a first side of a differential signal to be digitized 
into as a charge value; 
transferring said charge to a first branch of a circuit having 
a charge integrating amplifier and storing said charge 
on a first charge storage element; 
erence charge value in half; 
receiving the second side of the differential signal to be 
digitized as a charge 
transferring the second side charge value to a second 
branch of a circuit having the charge integrating ampli- 
fier and storing said charge on a second charge storage 
element; 
comparing the value of the charge on the first charge 
storage element with the one on the second charge 
5. The imaging system of claim 4 wherein said portion of 
the reference charge is one-half. 
6. The imaging system of claim 4 wherein the sample and 
hold charge storage elements include two charge sharing 
charge to the circuit, after which the charge in the second 
capacitor is shared with the first so each will have one-half 
the value prior to the transfer. 
array of image sensors includes a column-parallel read 
output architecture. 
capacitors, One Of which transfers one-ha1f Of the receiving a reference charge value and splitting the ref- 
7. An imaging system according to claim 4 wherein said 2o 
8. An imaging system comprising: 
an array of image sensors comprising an array of pixel 
a column-parallel readout circuitry; 
a plurality of successive approximation analog-to-digital 
converters on said substrate, each analog-to-digital 
sensors; 2s 
converter comprising: 30 
two inputs receiving a differential analog signal; 
a reference input receiving a reference signal; 
first and second circuits, coupled to receive the input 
signals, and generating an output signal, said first and 
second circuits employing a common charge integrat- 3s 
ing amplifier, said first and second circuits also employ- 
ing first and second charge storage elements, 
respectively, for storing a charge representative of said 
output signal; 
a comparator having two inputs receiving the output of 40 
each circuit, wherein a corresponding circuit subtracts 
a portion of the reference charge from the circuit having 
the larger signal and reduces the reference voltage each 
time a comparison is made by a predetermined fraction; 
and 
a register storing and outputting the results of each 
comparison, each comparison representing a new bit in 
the output digital word that represents the differential 
voltage between the sample and reset inputs. 
9. An imaging system according to claim 8, wherein each 
column has one associated analog-to-digital converter. 
10. An imaging system according to claim 8, wherein 
each analog-to-digital converter is connected to more than 
one column. 
11. A method of performing analog-to-digital conversion 
comprising: 
integrating a differential analog signal using a charge 
integrating amplifier, generating an output signal in 
response thereto, and storing a charge representative of 6o 
said output signal on a first charge storage element; 
integrating the reference signal using the charge integrat- 
ing amplifier, generating an output signal in response 
thereto, and storing a charge representative of said 
output signal on a second charge storage element; 
comparing the differential analog signal with the refer- 
ence signal; 
4s 
so 
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storage element; 
transferring one half of the split reference charge to the 
circuit with the lesser signal as determined in the 
comparing step, wherein the charge is increased by a 
value of one-half of the reference signal; 
splitting the other one-half of the reference signal into two 
charges of one-fourth reference signal value; 
repeating the comparing, transferring and splitting steps 
n-times and outputting a digital word containing n bits, 
wherein each bit represents which circuit branch had 
the larger charge in the comparing step. 
13. An analog-to-digital converter comprising: 
first and second circuits receiving and storing input 
charges and employing a common inverter amplifier to 
generate an output signal proportional to the stored 
charge, said first and second circuits employing first 
and second charge storage elements, respectively, for 
storing charge representative of said output signal of 
said first and second circuits; 
a comparator having two inputs receiving the output of 
each of said first and second charge storage elements 
and generating an output signal indicating which input 
is larger; 
said circuits subtracting a portion of the reference charge 
from the charge stored in the circuit having the larger 
stored charge as determined by the comparator; and 
a register storing and outputting a series of results of a 
series of comparator outputs, each result representing a 
new bit in an output digital word that represents the 
differential voltage between the sample and reset 
inputs. 
14. The analog-to-digital converter of claim 13, wherein 
said inverter amplifier is an autobiasing self-cascoded single 
inverter amplifier. 
15. An imaging system comprising: 
an array of image sensor pixels; 
an input receiving reset and sample output signals from 
individual pixels in the image sensor and also receiving 
an input reference voltage; 
5,929,800 
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sample and hold capacitors coupled to the input and 
converting the output signals to charge values; 
a reset circuit coupled to the sample and hold capacitors 
receiving said reset input charge values and employing 
a reset storage capacitor; 
a sample circuit coupled to the sample and hold capacitors 
receiving said sample input charge value signal and 
employing a sample storage capacitor; 
such that said reset circuit and said sample circuit employ 
a common inverter amplifier; 
a comparator having reset and sample inputs, the reset 
input coupled to the reset storage capacitor and the 
sample input coupled to the sample storage capacitor, 
the comparator producing an output indicating which 
input is larger; 
a switch allowing the reference voltage to be stored as 
charge in the sample and hold capacitors; 
the sample and reset circuits including sample and reset 
input switches responsive to the comparator output to 
transfer a portion of the reference charge in the sample 
and hold capacitor to the circuit having the larger 
signal; 
wherein each circuit subtracts the portion of the reference 
charge from the existing reset or sample charge therein, 
and wherein the comparator repeats the comparison for 
each new smaller value of circuit output; and 
a register storing and outputting the results of each 
comparison, each comparison representing a new bit in 
the output digital word representing the differential 
voltage between the sample and reset inputs. 
16. An imaging system comprising: 
an array of image sensors comprising an array of pixel 
a column-parallel readout circuitry; 
a plurality of successive approximation analog-to-digital 
converters on said substrate, each analog-to-digital 
converter comprising: 
sensors; 
two inputs receiving a differential analog signal; 
a reference voltage input receiving a reference voltage; 
a voltage to charge converter coupled to the differential 
and reference inputs; 
first and second circuits, coupled to the voltage to charge 
converter receiving two input signals from the voltage 
to charge converter, and generating an output signal, 
said first and second circuits employing a common 
inverter amplifier, said first and second circuits employ- 
ing first and second capacitors, respectively, for storing 
a charge representative of said output signal; 
a comparator having two inputs receiving the output of 
each circuit, wherein a corresponding circuit subtracts 
a portion of the reference charge from the circuit having 
the larger signal, and wherein the voltage to charge 
converter reduces the reference voltage each time a 
comparison is made by a predetermined fraction; and 
a register for storing and outputting the results of each 
comparison, each comparison representing a new bit in 
an output digital word that represents the differential 
voltage between the sample and reset inputs. 
17. A method of performing analog-to-digital conversion 
receiving a differential analog signal; 
receiving a reference voltage; 
converting the differential and reference inputs into 
charge, consecutively integrating the differential analog 
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signal and the reference voltage using a single inverting 
amplifier, generating output signals in response thereto, 
and storing charges representative of said output sig- 
nals on a first and second capacitor; 
comparing the differential analog signal with the refer- 
ence voltage; 
subtracting a portion of the reference charge from the 
compared signal having the larger signal, and reducing 
the reference voltage each time a comparison is made 
by a predetermined fraction; and 
storing and outputting the results of each comparison as a 
digital word representing the value of the differential 
analog signal, each comparison representing a new bit 
in an output digital word. 
18. A method of performing analog-to-digital conversion 
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converting a first side of a differential signal to be 
digitized into a charge value; 
transferring said charge to a first branch of a circuit having 
an inverter amplifier and storing said charge on a first 
capacitor; 
converting a reference voltage to a charge value; splitting 
the reference charge value in half; 
converting the second side of the differential signal to be 
digitized into a charge value; 
transferring the second side charge value to a second 
branch of a circuit having the same inverter amplifier 
and storing said charge on a second capacitor; 
comparing the value of the charge on the first capacitor 
with the one on the second capacitor; 
transferring one half of the split reference charge to the 
circuit with the lesser signal as determined in the 
comparing step, wherein the charge is increased by a 
value of one-half of the reference signal; 
splitting the other one-half of the reference signal into two 
charges of one-fourth reference signal value; 
repeating the comparing, transferring and splitting steps 
n-times and outputting a digital word containing n bits, 
wherein each bit represents which circuit branch had 
the larger charge in the comparing step. 
19. An analog-to-digital converter comprising: 
first and second charge integrating circuits employing first 
and second charge storage elements, said circuits 
capable of receiving an input charge and a reference 
charge, said circuits storing said charges in said first 
and second charge storage elements; 
a common charge integrating amplifier coupled to said 
first and second charge integrating circuits to generate 
an output signal proportional to the stored charge in the 
first or second charge storage elements, respectively; 
a comparator having two inputs, a first input receiving the 
output of said first charge storage element and a second 
input receiving the output of said second charge storage 
element, said comparator generating an output signal 
indicating which of said two inputs is larger; 
a circuit to add a portion of the reference charge from the 
charge stored in said first or second charge integrating 
circuit having the smaller stored charge as determined 
by the comparator; and 
a register storing and outputting a series of results of a 
series of comparator outputs, each result representing a 
new bit in an output digital word that represents the 
differential voltage between the sample and reset 
inputs. 
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20. A method of performing analog-to-digital conversion 
receiving a first side of a differential signal to be digitized 
into as a charge value; 
transferring said charge to a first branch of a circuit having 
a charge integrating amplifier and storing said charge 
on a first charge storage element; 
receiving a reference charge value and splitting the ref- 
erence charge value in half; 
receiving the second side of the differential signal to be 
digitized as a charge value; 
transferring the second side charge value to a second 
branch of a circuit having the charge integrating ampli- 
fier and storing said charge on a second charge storage IS 
element; 
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comparing the value of the charge on the first charge 
storage element with the one on the second charge 
storage element; 
transferring one half of the split reference charge to the 
circuit with the lesser signal as determined in the 
comparing step, wherein the charge is increased by a 
value of one-half of the reference signal; 
splitting the other one-half of the reference signal into two 
charges of one-fourth reference signal value; 
repeating the comparing, transferring and splitting steps 
n-times and outputting a digital word containing n bits, 
wherein each bit represents which circuit branch had 
the smaller charge in the comparing step. 
* * * * *  
